Abstract-This paper presents a comprehensive analytical analysis of the ac and dc side harmonics of the three-level active neutral point clamped (ANPC) inverter with space vector modulation (SVM) scheme. An analytical model to calculate the harmonics of a three-level converter with SVM is developed. The ac side output voltage harmonics and dc side current harmonics characteristics are calculated and analyzed. With the developed models, the impact of interleaving on both sides harmonics are studied which considers the modulation index, interleaving angle, and power factor. The analysis provides guideline for interleaving angle optimization to reduce the ac side power filter and dc side dc-link capacitor. The relationship between electromagnetic interference (EMI) filter corner frequency and switching frequency is also analytically derived which provides guideline for switching frequency and EMI filter design optimization. Two paralleled three-level ANPC inverters are constructed and experimental results are presented to verify the analytical analysis.
I. INTRODUCTION
Pulse width modulation (PWM) generates undesired harmonics, and passive components are usually required at both ac and dc sides of a power converter to suppress the switching frequency related harmonics to meet power quality requirements and pass EMI standards. Identification of the harmonics is important for passive components design and reduction. Although time domain simulation can be used to investigate the harmonics, an analytical approach is more time-efficient, accurate and provides insightful views for understanding in most cases. Also, it is good or even necessary for the trade study where several cases need to be investigated.
Harmonics generated by a PWM method can be determined using double Fourier integral analysis [1] , and extensive study has been conducted on the harmonic analysis of single and interleaved two-level converters. The ac output side voltage harmonics of two-level voltage source converter (VSC) with both carrier based PWM and space vector based PWM have been calculated in [1] . The dc side input current spectrum of two-level VSC with sine-triangle modulation is calculated in [2] - [3] . The impact of interleaving on harmonic voltages and currents on the ac side and dc side of two-level VSI are analyzed in [4] - [6] .
Compared to two-level converters, the scenarios involved in three-level inverters are more complicated. The ac output voltage spectral analysis of cascaded two two-level inverters with SPWM is presented in [7] . The dead time introduced harmonics in the output voltage of three-level NPC inverter is analyzed in [8] . The line current harmonics of a three-level rectifier with SPWM is illustrated in [9] . All prior work on harmonic analysis of three-level inverters are for carrier based PWM schemes, especially SPWM.
Space vector based PWM are more flexible and popular in three-level converters. With redundant vectors in threelevel converters, multiple control objectives such as balancing the neutral-point voltage, reducing EMI noise , and reducing switching loss can be achieved by selecting different redundant vectors of three-level SVM [10] . Popular SVM schemes such as nearest three space vector (NTSV) [11] , common-mode reduction (CMR) [12] and commonmode elimination (CME) [13] are developed. However, no literature is found to develop the analytical models for harmonic calculation of these SVM based three-level converters. Moreover, in previous work regarding three-level NPC inverters, the dc-link capacitor current harmonics characteristics has not been discussed, and the impact of interleaving angle on both ac and dc side harmonics of paralleled three-level NPC inverters has not been investigated. Hence, this paper will present new results in these areas. This paper presents comprehensive analytical analysis of both ac and dc side harmonics of three-level ANPC inverters with SVM. An analytical model to calculate the harmonics of three-level SVM is developed. The ac side output voltage harmonics and dc side input current harmonics characteristics are calculated and analyzed. The impact of interleaving on ac side output voltage harmonics and dc side input ripple current rms value considering modulation indexes, interleaving angles, and power factors are investigated. The relationship between EMI filter corner frequency and switching frequency is also analytically derived.
II. ANALYTICAL MODEL FOR AC AND DC SIDE HARMONICS
A. SVM in Three-level Inverter Fig. 1(a) shows the space vectors for three-level SVM. There are a total of 27 switching states which can be grouped into six long vectors, six medium vectors, six small vectors, and one zero vectors. The small and zero vectors have redundant switching states. The three-level vector hexagon is divided into six large triangles. Each of them is further divided into four small triangles. The reference location and duty cycle calculation method is illustrated in [10] , which will not be repeated here.
The NTSV scheme uses all the redundant switching states of small vectors, which can achieve minimal harmonic distortion and neutral point voltage balancing. Fig. 2 shows the vector arrangement of NTSV in all four sub-sectors of large-sector 1. NTSV is used as an example to develop the analytical models in this paper.
The main difference between two-level and three-level modulation is that the sector is determined by both the reference angle and amplitude in a three-level modulation while the sector is only determined by the reference angle in a two-level modulation. To better illustrate the harmonic calculation of three-level SVM, three regions are defined based on the modulation index (here the modulation index M is defined as the ratio between phase voltage amplitude and half of the dc bus voltage).
Region 1:
The three regions are shown in Fig. 3 . When the reference is in Region 1, it will only go through sub-sector 1 of largesector 1. When the reference is in Region 2, it will go through large-sector 1 from sub-sector 1 to sub-sector 3 and then back to subsector 1. When the reference is in Region 3, it will go through large-sector 1 from sub-sector 2 to sub-sector 3 and then to sub-sector 4. The cases in other large-sectors are the same. In both Region 2 and Region 3, the reference will go through different sub-sectors. Fig. 4 shows the case in largesector 1. For calculation purposes, the two sub-sector boundary angles are defined as and as shown in Fig. 4 . The boundary angles in Region 2 and Region 3 are calculated as (1) and (2), respectively. 
B. Analytical Solution for Ac Side Output Voltage Harmonics
The spectrum of pulse width modulated phase leg voltage can be expressed as (3) [1] . Here, m and n are carrier and baseband integer indices, respectively. Harmonic coefficient is represented by . Carrier and fundamental angular frequency are represented by and , respectively.
The carrier waveform and unit cell contour plot for the three-level naturally sampled PD PWM is shown in Fig. 5 when the sinusoidal reference is ( ) = . Then, the harmonic coefficient can be determined as (4). SVM is functionally equivalent to carrier based PWM [14] . The basic idea to derive the analytical solution for threelevel SVM scheme is to re-define the integral limits in (4) by taking account of the fact that the phase leg reference is no longer continuous sinusoidal but is now made up of several segments across a full fundamental cycle.
Take large-sector 1 sub-sector 2 as an example, the equivalent reference can be calculated as (5) and the inner integral limits can be determined as (6) . The integral limits in other sub-sectors can be determined similarly.
For different regions, as the reference will go through different sub-sectors, the equivalent reference and double Fourier integral limits will be different. Table I summarizes the integral limits of large-sector 1, large-sector 2, and largesector 3 in Region 1. Table II and Table III summarize the integral limits of large-sector 1 in Region 2 and Region 1, respectively. The calculation for other large-sectors are similar and will not be repeated here. 
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C. Analytical Solution for Dc Side Current Harmonics Fig. 6(a) depicts the switching pattern of a three-level ANPC inverter, and Fig. 6(b) shows the current paths of the two dc-link capacitors. The positive line current ( ) of the ANPC inverter is a combination of ac output currents and the uppermost switch . Usually the ac output current can be considered as pure sinusoidal if the THD is small. The frequency domain expression of switched current of phase A can be derived as (7). Here, _ represents the switching function of the switch _ . and ∅ are the amplitude of the phase output current and the power factor, respectively. Let Table IV summarizes the integral limits for _ of large-sector 1, large-sector 2, and large-sector 3 in Region 3. Then, transforming (7) back to the time domain, the Fourier series is represented in (8) with the harmonic coefficients denoted in (9) . The contribution of phase B and phase C can be calculated similarly. The harmonic coefficient of ( ) is derived by summing the three phases as (10) . The harmonic spectrum of ( )is similar as ( ) due to the symmetry, and neutral-line current ( ) harmonics can be calculated based on (11). To illustrate the difference in the dc side current harmonics between a three-level ANPC inverter and a twolevel inverter, the dc side current characteristics of the twolevel inverter is briefly illustrated. Based on the principle illustrated in [3] , the dc side current spectrum in a two-level inverter with SVM is calculated and the main components are shown in Fig. 7 . The dc side input current spectrum only have a dc component, (2 − 1) ± 3(2 − 1) components for odd order carrier harmonics and sidebands, and 2 ± 3(2 ) components for even order carrier harmonics and sidebands. Since the 1 st carrier harmonic is eliminated, the 2 nd carrier harmonic becomes the dominant high frequency component. Then, based on the derived dc side current harmonic model for three-level ANPC inverter, the current spectrum is calculated and the main components are shown in Fig. 8 . Fig. 8(a) shows the positive/negative line current ( ( ) or ( )) spectrum, and Fig. 8(b) is the neutral line current ( ) spectrum. It can be observed that, unlike the spectrum of the two-level inverter, the positive/negative line current has dc components, the third order harmonics, ± 3 carrier harmonics and sidebands. The neutral line current does not have a dc component, but it also has the third harmonics and the carrier harmonics and sidebands with the amplitude doubled. The 1 st carrier harmonic becomes the dominant high frequency component. 
III. IMPACT OF INTERLEAVING ON AC AND DC SIDE HARMONICS
The impact of interleaving for paralleled three-level ANPC inverters is investigated. For two interleaved inverters, if the interleaving angle of inverter 2 is with respect to inverter 1, the harmonic amplitude of two interleaved inverters output can be determined as (12) . From (12) , it is obvious that interleaving can reduce the amplitude of the harmonics.
WTHD is a useful figure of merit to size the power filter requirements in the ac output side [1] . With the developed models in section II and (12), the ac side line to line voltage harmonics WTHD0 is calculated as a function of interleave angle and modulation index. Fig. 9 shows the results. It can be observed that WTHD0 achieved minimum value when interleaving angle is around 90° for different modulation indexes. This can be explained by investigating the ac side voltage harmonic characteristics. Fig. 10 shows the main components of ac side voltage spectrum of a three-level ANPC inverter with NTSV. From Fig. 10(b) , the dominant high frequency components in the line to line voltage are the 2 nd carrier harmonic sidebands 2 ± , and 90° interleaving angle will eliminate the 2 nd carrier harmonic and its sidebands. Ripple current rms value can be used to evaluate the dc side dc-link capacitor requirements. With the developed models in section II and (12), the normalized dc-link capacitor ripple current rms value is calculated as a function of interleave angle, modulation index, and power factor.
The results are shown in Fig. 11 . It can be found that the dc-link capacitor ripple current rms value is highly dependent on converter operation condition. Also, the results show different trends compared to the interleaved two-level inverters analyzed in [7] . For interleaved three-level ANPC inverter, when the modulation index is high and power factor is high, the minimum dc-link capacitor ripple current rms value can be achieved when the interleaving angle is around 180°. This can be expected as the 1 st carrier harmonic exists and is the dominant high frequency component in the dc-link capacitor current, and 180° interleaving angle will totally eliminate the 1 st carrier harmonic and its sidebands. When the modulation index is high and power factor is low, the minimum dc-link capacitor ripple current rms value can be achieved when the interleaving angle is around 90°. This is because the 2 st carrier harmonic sidebands becomes the dominant high frequency components with low power factor, and 90° interleaving angle will eliminate the 2 nd carrier harmonic and its sidebands. When the modulation index is low (in Region 1), both the 1 st and 2 nd and high order carrier harmonic sidebands are dominant, so the dc-link capacitor ripple current rms value shows a complicated variation trend when the interleaving angle varies. 
IV. RELATIONSHIP BETWEEN EMI FILTER CORNER FREQUENCY AND SWITCHING FREQUENCY
In addition to power filters and dc-link capacitor, EMI filter is also one of the main passive components in power converters. The size and weight of an EMI filter can usually be indicated by the EMI filter corner frequency. With the developed models in section II, the relationship between EMI filter corner frequency and switching frequency can be analytically derived.
The harmonic spectrum of phase voltage is calculated in section B. Then, the EMI noise source for both commonmode (CM) and differential-mode (DM) voltages can be determined as (13) . EMI filter design methodology is illustrated in [15] . EMI filter corner frequency is determined by a certain noise peak. As the CM and DM noise source are calculated, the load and EMI standards are given, the required noise attenuation can be determined. After the EMI filter type is selected, the noise peak frequency which determines the EMI filter corner frequency can be identified. Take CM noise as an example, the motor drive system for aircraft application is studied, and the ac output EMI noise currents need to meet DO-160 standards [16] . Then, the CM filter corner frequency can be calculated as (14) . In (14), ( ) and ( ) are the EMI standard defined noise current limit level and the CM noise propagation path impedance at , respectively. The filter type is indicated by ( = 2 and = 4 indicate single and two stage LC filters, respectively).
The relationship between filter corner frequency and switching frequency is summarized as shown in Fig.12 . From Fig. 12 , several findings are observed: When 20 kHz< <150 kHz, and have a non-linear relationship, some preferred exists such as 140 kHz. When 150 kHz< <2 MHz, if single stage LC filter is applied, has slight change as increases. If two or multiple stage LC filters are applied, will quickly increase as increases. This provides a guideline for switching frequency and EMI filter type selection. Fig. 13 shows the design results in [17] with two stage filter applied. It shows a similar trend as the calculation results above. 
V. EXPERIMENT RESULTS
Two three-level ANPC inverters are constructed to verify the presented models and analysis. The dc input voltage is 400 V. The ac output fundamental frequency is 400 Hz and carrier frequency is 60 kHz. The NTSV scheme shown in Fig.  2 is applied. Modulation index is 0.9 and load power factor is 1. Fig. 14(a) shows the phase output voltage, and Fig. 14(b) is the harmonic spectrum of this voltage. Fig. 15 is the calculated harmonic spectrum. Comparing Fig. 14(b) and Fig. 15, all Fig. 16(a) shows the positive and neutral line input currents, and Fig. 16(b) is the harmonic spectrum of positive line input current. Fig. 17 is the calculated harmonic spectrum, which matches well with the results in Fig. 16(b) . Fig. 18 summarizes the dc-link capacitor ripple current rms value for different interleaving angles. This trend also matches the theoretical analysis in Fig. 11(a) for high modulation index high power factor and case. 
VI. CONCLUSION
A comprehensive analytical analysis of the ac and dc side harmonics of three-level ANPC inverters with SVM scheme is presented. The analytical model to calculate the harmonics of three-level converter with SVM is developed. The ac output voltage harmonics and dc side input current harmonics characteristics are calculated and analyzed. Both the positive/negative line current and neutral line current have third order harmonics and also have richer carrier harmonics and sidebands components than a two-level inverter.
The impact of interleaving on ac side output voltage harmonics and dc side input ripple current rms value considering modulation indexes, interleaving angle and power factors are investigated. Ac side line to line voltage minimum WTHD0 is achieved when interleaving angle is around 90°. The dc-link capacitor ripple current rms value is highly dependent on converter operation condition. For high modulation index and high power factor case, the optimal interleaving angle is around 180°. For high modulation index and low power factor case, the optimal interleaving angle is around 90°. For low modulation index case, the dc-link capacitor ripple current rms value shows a complicated variation trend when the interleaving angle varies.
The EMI filter corner frequency as a function of switching frequency is analytical derived. EMI filter corner frequency of single stage LC filter shows different trend compared with that of multi-stage LC filters when the switching frequency varies in the 150 kHz to 2 MHz range.
Two three-level ANPC inverters are constructed for experimental verification. The harmonics analytical results matches well with experimental results.
